

syn1588® Software Suite

Release Roadmap

Version 1.14.2 - January 12th 2022

Oregano Systems - Design & Consulting GesmbH

Franzosengraben 8, A-1030 Vienna

P: +43 (676) 84 31 04-300

@: contact@oregano.at

W: http://oregano.at



0.1 Legals

Copyright © 2022 Oregano Systems - Design & Consulting GesmbH

ALL RIGHTS RESERVED.

Oregano Systems does not assume any liability arising out of the application or use of any product described or shown herein nor does it convey any license under its patents, copyrights, or any rights of others.

Licenses or any other rights such as, but not limited to, patents, utility models, trademarks or tradenames, are neither granted nor conveyed by this document, nor does this document constitute any obligation of the disclosing party to grant or convey such rights to the receiving party.

Oregano Systems reserves the right to make changes, at any time without notice, in order to improve reliability, function or design. Oregano Systems will not assume responsibility for the use of any circuitry described herein.

All trademarks used in this document are the property of their respective owners.

0.2 Contents

1	Release Schedule	. 3
2	Planned Features 2022	. 4
3	Mid-term plans for 2022	. 4
4	Long term plans	. 6
5	PTP Version 2.1 – IEEE1588-2019	. 7
6	Further Information	. 9



1 Release Schedule

New releases of the Oregano Systems' syn1588® Software Suite are usually scheduled to be published quarterly, by the end of each quarter.

- Q1 March/April
- Q2 June/July
- Q3 September/October
- Q4 December/January

Oregano Systems reserves the right to change this release schedule for any reason, cancel scheduled releases, or add additional releases as we see fit.

The below plan is not set in stone and we may be able to accommodate your specific requirements. If you are interested in specific features listed below, require some of the features sooner, or have a request for an unlisted feature, contact Oregano Systems (contact@oregano.at or sales@oregano.at).



2 Planned Features 2022

2.1 Q1/2022 Release

2.1.1 PTP Security: Key Exchange

2.1.2 Finalizing: Broadcast Industry: Audio, SDI and SDI LTC signal generation

Full support of this feature can be made available on-demand, starting with release v1.14, but requires an update of the PCIe Single NIC hardware itself (adding support for signal generation).

The Video extension board for the syn1588® PCIe NIC already provides synchronization capability to external Video source signals as well as the generation of basic SDI Video signals (H/F Sync, etc.) for various Video modes.

In addition to these signals, a new hardware supported generation of Audio Alignment Point, SDI Alignment Point and SDI LTC Timecode according to SMPTE 2059-1 and 2059-2 is implemented.

Full support is currently scheduled for release with Q1/2022 v1.15.

2.1.3 syn1588 PTP Clock architecture overhaul

Internal tests for the PTP Clock overhaul are still commencing.

This clock architecture overhaul is scheduled for the next release and already shows a significant improvement in stability and accuracy.

- 2.1.4 syn1588® Dual NIC: improved support
- 2.1.5 syn1588® PCIe NIC: new features
 - Upgrade the windows driver to NDIS 6.3.
- 2.1.6 PTP v2.1 option support
- 2.1.6.1 Mixed Multicast/Unicast Operation



- 3 Mid-term plans for 2022
- 3.1 Synchronous Ethernet
- 3.2 syn1588 API 2.0

This rework will provide improved access to the feature set of the syn1588® hardware.

Note that this will replace the current syn1588 API over the next release cycles, we will provide extensive documentation to make the switch as seamless as possible. You will receive the new API over the next release cycles together with the old API. The current syn1588® hardware features will still be available via the old syn1588 API during this switchover. New features will only be available via the syn1588 API 2.0.

3.3 PTP v2.1 option support

Add optional IEEE1588-2019 features depending on market/customer demand.

3.4 syn1588® Dual NIC: extended syn1588 API support



4 Long term plans

The following features are currently on our list but will be implemented on a case-by-case base. I.e., currently these features are not scheduled for a specific release. If the demand for a feature is raised, we can evaluate the roadmap.

4.1 Shared memory API 2.0

This is currently put on hold as we are evaluating other means of status/control management (gRPC or similar) of the syn1588® PTP Stack and utilities that may replace or extend the current shared memory in the far future.

- 4.2 PTP Unified Monitoring Model based on YANG
- 4.3 Extension of the redSync utility
 - → Using more than two PTP Masters as time source
- 4.4 Support for optional PTP v2.1 Features
- 4.4.1 Alternate timescale offsets
- 4.4.2 Path trace
- 4.4.3 Holdover upgrade
- 4.4.4 Common mean link delay service
- 4.4.5 Configurable correction of timestamps
- 4.4.6 Calculation of delay asymmetry
- 4.4.7 Grandmaster Cluster
- 4.4.8 Alternate Master
- 4.4.9 Unicast Discovery
- 4.4.10 Layer-1 based synchronization performance enhancement



5 PTP Version 2.1 – IEEE1588-2019

This chapter summarizes and collects the different new features for IEEE1588-2019 aka PTP v2.1. The IEEE1588-2019 standard has been officially published on June 16th 2020.

The intention of this document is to act

- a.) as an information for externals to inform about the planned implementation as well as their priority
- b.) and as an internal guideline (some sort of development roadmap) for adding the new functions to the syn1588® PTP Stack source code.

A good starting point is chapter 19 of [1] which describes the compatibility of v2.1 with v2.0 and v1.0 of the IEEE1588 standard.

The information in this chapter is based on the status of July 2021.

5.1 Overview

The IEEE1588-2019 standard defines new, optional functions listed in the following table. For each feature, its implementation status is given as well as whether Oregano System currently plans to implement it.

Further note, we decided to use priorities for the new functions but not a specific release date. We will add all new functions depending on their priority as soon as possible. They will be made available with our quarterly releases of the syn1588® PTP Stack.

Note, this document is "work-in-progress". New information or customer requests might change the priority or the implementation of new functions.

If you require a certain PTP v2.1 feature, please contact Oregano Systems so we can add/re-order the feature-list according to the presented business case.



Table 1: PTP v2.1 new, optional features

PTP feature (with IEEE1588-2019 chapter)	Implemented	Focus	Priority (1)
8. (new) PTP datasets	N	Υ	1
13. (new or updated) PTP message formats	N	Υ	1
16.1 Unicast message negotiation	Υ		
16.2 Path trace	N	Υ	
16.3 Alternate timescale offsets	N	Υ	9
16.4 Holdover upgrade	N	Υ	
16.5 Isolation of PTP instances running under profiles specified by different standards organizations	N	Y	
16.6 Common mean link delay service	N	Υ	9
16.7 Configurable correction of timestamps	N	Υ	6
16.8 Calculation of the <delayasymmetry> for certain media</delayasymmetry>	N	Y	6
16.9 Mixed Multicast/Unicast Operation	Υ		
16.10 Cumulative frequency transfer method for synchronizing clocks	N	N	
16.11 Slave Event Monitoring	N	Υ	8
16.12 Enhanced Synchronization Accuracy Metrics	N	N	
16.13 Message Length Extension	N	N	
16.14 PTP integrated security mechanism	Y (immediate)		
17.2 Grandmaster Cluster	N	Υ	
17.3 Alternate Master	N	Υ	
17.4 Unicast Discovery	N	Υ	
17.5 Acceptable master table	Υ		
17.6 Mechanism for external configuration of a PTP instance's PTP port state	Y		
17.7 Reduced state sets and use of the <pre><foreignmasterlist> feature</foreignmasterlist></pre>	N	N	
18. Interactions between PTP Instances in different PTP domains	N	N	

⁽¹⁾ High (1) to low (9) priority



6 Further Information

You are looking for further information about our syn1588® product line-up? Please contact Oregano Systems support! We will be pleased to provide you all the required information.



Franzosengraben 8
A-1030 Vienna
AUSTRIA
https://oreganosystems.at
support@oregano.at