


syn1588®

Version 1.1 – November 2016

Abstract

Designing a high-speed camera with integrated image processing requires dense packaging of both sensitive analog electronics as well as high speed digital processing power and communication. The solution: The PCBs are typically rigid-flex boards folded into the camera case.

Ultrafast Line-scan Camera



xposure camera

AIT's (Austrian Institute of Technology www.ait.ac.at/hpv) latest high-speed camera development, the **xposure camera**, offers impressive features

- 60x2016 pixels
- 600kHz line rate
- 40 Gbit Ethernet interface
- in-system hardware based image pre-processing
- small size 85 x 85 x 85 mm

PCB Design

Packing all these features into such a small volume created a huge challenge for the PCB design. A single rigid-flex PCB had been designed to meet the requirements of performance, power supply, high-speed interfaces, “quiet” analog circuitry and cooling. Four rigid areas are combined by flex areas allowing folding the PCB to a cube.

Early stage 3D-modelling was important to avoid interferences of components when folding the PCB. Additionally, the mechanics of both the camera and the cooling system had to be designed in parallel.



3D model

The electrical design was challenging as well. E.g. the placement of 900 components on this dense board. Both high-speed 10 Gbit/s lines as well as complex power supply structures had to be fed across the flex sections of the PCB. The length matching task for the DDR3 interface was demanding due to the dense packaging and small dimensions. We had to ensure that the sensitive analog circuitry like reference voltages and currents for the image sensor are not influenced by the high-speed digital processing and communication.

Technical Highlights

- 14 layer rigid-flex with symmetric stack up (4 layer polyimide flex, 10 layer rigid FR4)
- polyimide flex layer with no air gap between the layers
- overall board size: 171 mm x 121 mm
- Total components: 900
- Total holes: 3555, Min Hole size: laser drill 100 μ m, mechanical drill 200 μ m
- Blind vias (micro-via) between layer 1/2 and 13/14
- Buried vias: between layer 2/13
- Via in pad technology: Via plugging + plating over
- Impedance controlled: 90 Ω and 100 Ω differential pair; 45 Ω and 50 Ω single ended
- Back drilling of highspeed 10 Gbit vias
- 40 Gbit/s QSFP interface

More Challenges

Intel's latest high-end SoC FPGA Arria 10SX has been used allowing to implement a complex Linux based host system controlling the operation and communication of this high-speed line-scan camera. These SoC FPGA used on the PCB required a complex power distribution and power sequencing for both power-on as well as power-off.


A challenge of designing leading edge technology: we even had to use engineering samples of the FPGAs. This means dealing with incomplete documentation, changing specifications of the FPGA and working around the usual silicon bugs. The power supply needed to provide three times the power just for the engineering samples.

Tools

Board level simulation has been used to verify the proper functions of all high-speed signals, the whole DDR3 interface, the clock distribution and selected, fast single ended signals. The overall engineering effort for the PCB design was approx. 24 person months. The design was done within 10 months. PCB design was done with Altium Designer while Mentor Graphics' HyperLynx has been used for the board level simulation.

Manufacturing of this PCB turned out to be complex, too. Only two PCB manufacturers were able to produce these PCBs at small volumes.

Results



xposure camera - PCB


All the effort was rewarded by a first-time right PCB design. All digital and analog electrical interfaces achieved their specified performance. AIT demonstrated the xposure line-scan camera at the VISION fair in Stuttgart/Germany this year.

AIT Austrian Institute of Technology

The AIT Austrian Institute of Technology is Austria's largest research and technology organization. Among the European research institutes, AIT is a specialist in the key infrastructure issues of the future.

As an Ingenious Partner to industry and public institutions, AIT is already researching and developing the technologies, methods and tools of tomorrow - paving the way for the innovations of the day after tomorrow.

More information: <http://www.ait.ac.at/hpv>



Contact

Michael Mürling

Marketing and Communications

T +43(0) 50550-4126 | F +43(0) 50550-4150

michael.muerling@ait.ac.at



The Flavour of Excellence

Franzosengraben 8

A-1030 Vienna

Austria

<http://oregano.at>

contact@oregano.at

Copyright © 2016

Oregano Systems – Design & Consulting GmbH

ALL RIGHTS RESERVED.

Oregano Systems does not assume any liability arising out of the application or use of any product described or shown herein nor does it convey any license under its patents, copyrights, or any rights of others.

Licenses or any other rights such as, but not limited to, patents, utility models, trademarks or tradenames, are neither granted nor conveyed by this document, nor does this document constitute any obligation of the disclosing party to grant or convey such rights to the receiving party.

Oregano Systems reserves the right to make changes, at any time without notice, in order to improve reliability, function or design. Oregano Systems will not assume responsibility for the use of any circuitry described herein.

All trademarks used in this document are the property of their respective owners.