

syn1588<sup>®</sup>

Version 1.11 - December 2021

### Abstract

This application describes the calculation of the PHY delay values for the syn1588<sup>®</sup> Gbit Switch and syn1588<sup>®</sup> PCIe NIC. The syn1588<sup>®</sup> Dual NIC uses the identical PHY delay values (for both network interfaces) as the syn1588<sup>®</sup> PCIe NIC – SFP version.

The receive PHY delay will be automatically subtracted from the receive timestamp while the transmit PHY delay will be added to the transmit timestamp drawn by the respective syn1588<sup>®</sup> timestamping units.

### syn1588<sup>®</sup> Gbit Switch

#### RX PHY Delay

The timestamp is drawn following a 3-stage synchronizer engine running at 125 MHz (i.e. 8 ns) resulting in a delay of 2,5 periods (i.e. 20 ns) on the average. This value has to be subtracted from the timestamp drawn.

Additionally the Marvell PHY adds a delay that need to be subtracted from the timestamp drawn.

<b>GMII</b>	<b>Description</b>	<b>t [ns]</b>
	timestamp synchronizer stage	-20
	input delay 3 clocks	-24
	PHY delay	-191
	<b>RX PHY delay register value</b>	<b>-235</b>
<b>MII</b>	<b>Description</b>	<b>t [ns]</b>
	timestamp synchronizer stage	-20
	input delay 7 clocks	-280
	PHY delay	-229
	<b>RX PHY delay register value</b>	<b>-529</b>

## TX PHY Delay

There is one clock delay while sending the data to the PHY. This value has to be added to the timestamp drawn.

The timestamp is drawn following a 3-stage synchronizer engine running at 125 MHz (i.e. 8 ns) resulting in a delay of 2,5 periods (i.e. 20 ns) on the average. This value has to be subtracted from the timestamp drawn.

Additionally the (Marvell) PHY adds a delay that need to be added to the timestamp drawn.

<b>GMI</b>	<b>Description</b>	<b>t [ns]</b>
	output register 1 gmii clock at port_handling	8
	timestamper synchronizer stage	-20
	PHY delay	122
	<b>total delay</b>	<b>110</b>
<b>MII</b>	<b>Description</b>	<b>t [ns]</b>
	output register 1 mii clock at port_handling	40
	timestamper synchronizer stage	-20
	PHY delay	116
	<b>total delay</b>	<b>136</b>

**RX PHY Delay (Build 115 and newer)**

The timestamp is drawn following a 3-stage synchronizer engine running at 125 MHz (i.e. 8 ns) resulting in a delay of 2,5 periods (i.e. 20 ns) on the average. This value has to be subtracted from the timestamp drawn.

Additionally the (Marvell) PHY adds a delay that need to be subtracted from the timestamp drawn.

<b>GII</b>	<b>Description</b>	<b>t [ns]</b>
	timestamper synchronizer stage	-20
	input delay 1 clocks	-8
	PHY delay	-191
	<b>RX PHY delay register value</b>	<b>-219</b>
<b>MII</b>	<b>Description</b>	<b>t [ns]</b>
	timestamper synchronizer stage	-20
	input delay 3 clocks	-120
	PHY delay	-229
	<b>RX PHY delay register value</b>	<b>-369</b>

**TX PHY Delay (Build 115 and newer)**

Starting with firmware build version 115 a modified timestamping structure is used resulting in a different delay behavior.

<b>GMI</b>	<b>Description</b>	<b>t [ns]</b>
	output delay	136
	timestamp synchronizer stage	-20
	PHY delay	122
	<b>total delay</b>	<b>238</b>
<b>MII</b>	<b>Description</b>	<b>t [ns]</b>
	output delay	1360
	timestamp synchronizer stage	-20
	PHY delay	116
	<b>total delay</b>	<b>1456</b>

## syn1588<sup>®</sup> PCIe NIC - Board Revision 1.5

### RX PHY Delay

There are two input registers in the receive MAC resulting in a delay of 16 ns for GMII or 80 ns for MII. This value has to be subtracted from the timestamp drawn.

The timestamp is drawn following a 3-stage synchronizer engine running at 87,5 MHz (i.e. 11.43 ns) resulting in a delay of 2,5 periods (i.e. 28,57 ns) on the average. Two stages of the synchronizer are compensated within the syn1588<sup>®</sup> Clock\_M IP core resulting in a delay of 5,72 ns. This value has to be subtracted from the timestamp drawn.

Additionally the Marvell PHY 88E1111 adds a delay that need to be subtracted from the timestamp drawn.

<b>GMII</b>	<b>Description</b>	<b>t [ns]</b>
	input registers	-16
	timestamper synchronizer stage	-29
	average compensated timestamper synchronizer delay	-6
	PHY device delay	-191
	<b>PHY delay register value</b>	<b>-213</b>
<b>MII</b>	<b>Description</b>	<b>t [ns]</b>
	input register	-80
	timestamper synchronizer stage	-6
	PHY device delay	-229
	<b>PHY delay register value</b>	<b>-315</b>

## TX PHY Delay

There is one output register for GMII (i.e. 8 ns) in the unit topcore and one clock delay while sending the data to the PHY resulting in a delay of 16 ns for GMII or 80 ns for MII. This value has to be added to the timestamp drawn.

The timestamp is drawn following a 3-stage synchronizer engine running at 87,5 MHz (i.e. 11.43 ns) resulting in a delay of 2,5 periods (i.e. 28,57 ns) on the average. Two stages of the synchronizer are compensated within the syn1588<sup>®</sup> Clock\_M IP core resulting in a delay of 5,72 ns. This value has to be subtracted from the timestamp drawn.

Additionally the Marvell PHY 88E1111 adds a delay that need to be added to the timestamp drawn.

<b>GMII</b>	<b>Description</b>	<b>t [ns]</b>
	output register & TX delay	16
	timestamper synchronizer stage	-29
	average compensated timestamper synchronizer delay	-6
	PHY device delay	122
	<b>PHY delay register value</b>	<b>132</b>
<b>II</b>	<b>Description</b>	<b>t [ns]</b>
	output register & TX delay	80
	timestamper synchronizer stage	-29
	average compensated timestamper synchronizer delay	-6
	PHY device delay	116
	<b>PHY delay register value</b>	<b>190</b>

## syn1588<sup>®</sup> PCIe NIC - Board Revision 2.x

### RX PHY Delay

There are three input registers in the receive MAC resulting in a delay of 24 ns for GMII or 120 ns for MII. This value has to be subtracted from the timestamp drawn.

The timestamp is drawn following a 3-stage synchronizer engine running at 125 MHz (i.e. 8 ns) resulting in a delay of 2,5 periods (i.e. 20 ns) on the average. Two stages of the synchronizer are compensated within the syn1588<sup>®</sup> Clock\_M IP core resulting in a delay of 4 ns. This value has to be subtracted from the timestamp drawn.

Additionally the PHY (Micrel KSZ9031) adds a delay that need to be subtracted from the timestamp drawn. The PHY delay register value is the same at TSE\_MAC and syn1588<sup>®</sup>Clock\_M RX time-stampers.

<b>GMII</b>	<b>Description</b>	<b>t [ns]</b>
	input registers	-24
	timestamp synchronizer stage	-20
	average compensated timestamp synchronizer delay	-4
	PHY device delay	-359
	<b>PHY delay register value</b>	<b>-387</b>
<b>MII</b>	<b>Description</b>	<b>t [ns]</b>
	input register	-120
	timestamp synchronizer stage	-20
	average compensated timestamp synchronizer delay	-4
	PHY device delay	-445
	<b>PHY delay register value</b>	<b>-569</b>

## TX PHY Delay

There is one output register for GMII (i.e. 8 ns) and one clock delay while sending the data to the PHY resulting in a delay of 16 ns for GMII or 80 ns for MII. This value has to be added to the timestamp drawn. In addition, there is one output register while sending the transmit data from the MAC to the syn1588®Clock\_M. This means an additional period of GMII/MII (8 ns/40 ns) clock period has to be added to the PHY delay register of the MAC time-stamper but it is not to be added for that of the syn1588®Clock\_M transmit time-stamper.

The timestamp is drawn following a 3-stage synchronizer engine running at 125 MHz (i.e. 8 ns) resulting in a delay of 2,5 periods (i.e. 20 ns) on the average. Two stages of the synchronizer are compensated within the syn1588® Clock\_M IP core resulting in a delay of 4 ns. This value has to be subtracted from the timestamp drawn.

Additionally the PHY (Micrel KSZ9031) adds a delay that need to be added to the timestamp drawn.

<b>GMII</b>	<b>Description</b>	<b>t [ns]</b>
	output register & TX delay	16
	additional output register from TX_MAC to CLOCK_M	8
	timestamper synchronizer stage	-20
	average compensated timestamper synchronizer delay	-4
	PHY device delay	135
	<b>PHY delay register value CLOCK_M</b>	<b>147</b>
	<b>PHY delay register value TX_MAC</b>	<b>155</b>
<b>MII</b>	<b>Description</b>	<b>t [ns]</b>
	output register & TX delay	80
	additional output register from TX_MAC to CLOCK_M	40
	timestamper synchronizer stage	-20
	average compensated timestamper synchronizer delay	-4
	PHY device delay	166
	<b>PHY delay register value CLOCK_M</b>	<b>242</b>
	<b>PHY delay register value TX_MAC</b>	<b>282</b>



## syn1588<sup>®</sup> PCIe NIC – SFP Version (Rev 2.1)

### RX PHY Delay: Fiber Transceiver Module

There are three input registers in the receive MAC resulting in a delay of 24 ns for GMII. This value has to be subtracted from the timestamp drawn.

The timestamp is drawn following a 3-stage synchronizer engine running at 125 MHz (i.e. 8 ns) resulting in a delay of 2,5 periods (i.e. 20 ns) on the average. Two stages of the synchronizer are compensated within the syn1588<sup>®</sup> Clock\_M IP core resulting in a delay of 4 ns. This value has to be subtracted from the timestamp drawn.

Additionally, the PCS/PMA unit as well as the clock crossing FIFO (5.5 clocks on the average) after the MAC adds a delay that need to be subtracted from the timestamp drawn. The PHY delay register value is the same at TSE\_MAC and syn1588<sup>®</sup>Clock\_M RX time-stampers.

GMII	Description	t [ns]
	input registers	-24
	timestamp synchronizer stage	-20
	average compensated timestamp synchronizer delay	-4
	clock crossing FIFO	-44
	PCS/PMA delay	-48
	<b>PHY delay register value</b>	<b>-140</b>

## TX PHY Delay: Fiber Transceiver Module

There is one output register for GMII (i.e. 8 ns) and one clock delay while sending the data to the PHY resulting in a delay of 16 ns for GMII. This value has to be added to the timestamp drawn. In addition, there is one output register while sending the transmit data from the MAC to the syn1588®Clock\_M. This means an additional period of GMII (8 ns) clock period has to be added to the PHY delay register of the MAC time-stamper but it is not to be added for that of the syn1588®Clock\_M transmit time-stamper.

The timestamp is drawn following a 3-stage synchronizer engine running at 125 MHz (i.e. 8 ns) resulting in a delay of 2,5 periods (i.e. 20 ns) on the average. Two stages of the synchronizer are compensated within the syn1588® Clock\_M IP core resulting in a delay of 4 ns. This value has to be subtracted from the timestamp drawn.

Additionally, the PCS/PMA unit as well as the clock crossing FIFO (5.5 clocks on the average) in front of the MAC adds a delay that need to be added to the timestamp drawn.

GMII	Description	t [ns]
	output register & TX delay	16
	additional output register from TX_MAC to CLOCK_M	8
	timestamper synchronizer stage	-20
	average compensated timestamper synchronizer delay	-4
	clock crossing FIFO	44
	PCS/PMA delay	8
	<b>PHY delay register value CLOCK_M</b>	<b>44</b>
	<b>PHY delay register value TX_MAC</b>	<b>52</b>

## RX PHY Delay: Copper Transceiver Module

There are three input registers in the receive MAC resulting in a delay of 24 ns for GMII or 120 ns for MII. This value has to be subtracted from the timestamp drawn.

The timestamp is drawn following a 3-stage synchronizer engine running at 125 MHz (i.e. 8 ns) resulting in a delay of 2,5 periods (i.e. 20 ns) on the average. Two stages of the synchronizer are compensated within the syn1588® Clock\_M IP core resulting in a delay of 4 ns. This value has to be subtracted from the timestamp drawn.

Additionally the PCS/PMA unit as well as the clock crossing FIFO (5.5 clocks on the average) after the MAC and the PHY in the SFP transceiver module adds a delay that need to be subtracted from the timestamp drawn. The PHY delay register value is the same at TSE\_MAC and syn1588®Clock\_M RX time-stampers.

<b>GMII</b>	<b>Description</b>	<b>t [ns]</b>
	input registers	-24
	timestamp synchronizer stage	-20
	average compensated timestamp synchronizer delay	-4
	clock crossing FIFO	-44
	PCS/PMA delay	-143
	PHY device delay	-272
	<b>PHY delay register value</b>	<b>-507</b>
<b>MII</b>	<b>Description</b>	<b>t [ns]</b>
	input register	-120
	timestamp synchronizer stage	-20
	average compensated timestamp synchronizer delay	-4
	clock crossing FIFO	-220
	PCS/PMA delay	-215
	PHY device delay	-272
	<b>PHY delay register value</b>	<b>-851</b>

## TX PHY Delay: Copper Transceiver Module

There is one output register for GMII (i.e. 8 ns) and one clock delay while sending the data to the PHY resulting in a delay of 16 ns for GMII or 80 ns for MII. This value has to be added to the timestamp drawn. In addition, there is one output register while sending the transmit data from the MAC to the syn1588®Clock\_M. This means an additional period of GMII/MI (8 ns/40 ns) clock period has to be added to the PHY delay register of the MAC time-stamper but it is not to be added for that of the syn1588®Clock\_M transmit time-stamper.

The timestamp is drawn following a 3-stage synchronizer engine running at 125 MHz (i.e. 8 ns) resulting in a delay of 2,5 periods (i.e. 20 ns) on the average. Two stages of the synchronizer are compensated within the syn1588® Clock\_M IP core resulting in a delay of 4 ns. This value has to be subtracted from the timestamp drawn.


Additionally the PCS/PMA as well as the clock crossing FIFO (5.5 clocks on the average) in front of the MAC and the PHY in the SFP transceiver module unit adds a delay that need to be added to the timestamp drawn.

<b>GMI</b>	<b>Description</b>	<b>t [ns]</b>
	output register & TX delay	16
	additional output register from TX_MAC to CLOCK_M	8
	timestamper synchronizer stage	-20
	average compensated timestamper synchronizer delay	-4
	clock crossing FIFO	44
	PCS/PMA delay	104
	PHY device delay	280
	<b>PHY delay register value CLOCK_M</b>	<b>420</b>
	<b>PHY delay register value TX MAC</b>	<b>428</b>
<b>MII</b>	<b>Description</b>	<b>t [ns]</b>
	output register & TX delay	80
	additional output register from TX_MAC to CLOCK_M	40
	timestamper synchronizer stage	-20
	average compensated timestamper synchronizer delay	-4
	clock crossing FIFO	220
	PCS/PMA delay	376
	PHY device delay	280
	<b>PHY delay register value CLOCK_M</b>	<b>932</b>
	<b>PHY delay register value TX MAC</b>	<b>972</b>

## Summary

This application note described the calculation of the PHY delay correction values.

---

 <p><b>Oregano Systems</b> A Meinberg Company</p> <p>Franzosengraben 8 A-1030 Vienna Austria <a href="http://oregano.at">http://oregano.at</a> <a href="mailto:contact@oregano.at">contact@oregano.at</a></p>	<p>Copyright © 2021 Oregano Systems – Design &amp; Consulting GmbH ALL RIGHTS RESERVED.</p> <p>Oregano Systems does not assume any liability arising out of the application or use of any product described or shown herein nor does it convey any license under its patents, copyrights, or any rights of others.</p> <p>Licenses or any other rights such as, but not limited to, patents, utility models, trademarks or tradenames, are neither granted nor conveyed by this document, nor does this document constitute any obligation of the disclosing party to grant or convey such rights to the receiving party.</p> <p>Oregano Systems reserves the right to make changes, at any time without notice, in order to improve reliability, function or design. Oregano Systems will not assume responsibility for the use of any circuitry described herein.</p> <p>All trademarks used in this document are the property of their respective owners.</p>
--	--